{"id":107193,"date":"2022-10-25T03:51:00","date_gmt":"2022-10-25T03:51:00","guid":{"rendered":"https:\/\/harchi90.com\/powering-next-gen-high-performance-data-center-ai-solutions\/"},"modified":"2022-10-25T03:51:00","modified_gmt":"2022-10-25T03:51:00","slug":"powering-next-gen-high-performance-data-center-ai-solutions","status":"publish","type":"post","link":"https:\/\/harchi90.com\/powering-next-gen-high-performance-data-center-ai-solutions\/","title":{"rendered":"Powering Next-Gen High-Performance Data Center & AI Solutions"},"content":{"rendered":"
\n

Rambus has just announced its brand-new PCIe 6.0 interface subsystem that is coming to the next-gen data center and AI solutions.<\/p>\n

Rambus Delivers PCIe 6.0 Interface Subsystem for High-Performance Data Centers and AI SoCs<\/h2>\n

Press Release:<\/strong> Rambus Inc. (NASDAQ: RMBS), a premier chip and silicon IP provider making data faster and safer, today announced the availability of its PCI Express\u00ae (PCIe\u00ae) 6.0 Interface Subsystem comprised of PHY and controller IP. The Rambus PCIe Express 6.0 PHY also supports the latest version of the Compute Express Link (CXL) specification, version 3.0.<\/p>\n

\u201cThe rapid advancement of AI\/ML and data-intensive workloads are driving the continued evolution of data center architectures requiring ever higher levels of performance,\u201d said Scott Houghton, general manager of Interface IP at Rambus. \u201cThe Rambus PCIe 6.0 Interface Subsystem supports the performance requirements of next-generation data centers with best-in-class latency, power, area, and security.\u201d<\/p>\n

<\/figure>\n

The Rambus PCIe 6.0 Interface Subsystem delivers data rates of up to 64 Gigatransfers per second (GT\/s) and has been fully optimized to meet the needs of advanced heterogenous computing architectures. Within the subsystem, the PCIe controller features an Integrity and Data Encryption (IDE) engine dedicated to protecting the PCIe links and the valuable data transferred over them. On the PHY side, full support for CXL 3.0 is available to enable chip-level solutions for cache-coherent memory sharing, expansion, and pooling.<\/p>\n

PCI Express layer<\/p>\n